Notice
Recent Posts
Recent Comments
Link
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | ||||
| 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 25 | 26 | 27 | 28 | 29 | 30 | 31 |
Tags
- hc-sr04
- vivado
- ATMEGA128A
- stop watch
- atmega 128a
- Edge Detector
- dataflow modeling
- ring counter
- KEYPAD
- Pspice
- BASYS3
- Recursion
- structural modeling
- gpio
- uart 통신
- test bench
- i2c 통신
- pwm
- behavioral modeling
- D Flip Flop
- verilog
- java
- half adder
- FND
- Algorithm
- LED
- prescaling
- soc 설계
- Linked List
- DHT11
Archives
- Today
- Total
목록asynchronous counter (1)
거북이처럼 천천히
비동기식 카운터 (Asynchronous counter)
1. Asynchronous MOD 16 up counter, T Flip-Flop // Behavioral modeling of T Flip Flopmodule t_flip_flop ( input t, input clk, enable, reset, output reg q ); always @(negedge clk or posedge reset) begin if(reset) q = 0; else if(enable) q = (t)? ~q : q; else q = q; endendmodule// Asynchronous up counter MOD 10 module Asynchronous_Up_Counter_MOD_10_T_Flip_Flop..
RTL Design/Verilog 연습
2024. 7. 11. 21:44