Notice
Recent Posts
Tags
- atmega 128a
- MUX
- full adder
- gpio
- interface
- Recursion
- Comparator
- atmega 128
- structural modeling
- ctc mode
- verilog
- Algorithm
- LED
- Method
- java
- Linked List
- Set
- interrupt
- dataflow modeling
- structure
- fast pwm mode
- D Flip Flop
- behavioral modeling
- Shift Register
- ring counter
- normal mode
- half adder
- siso shift register
- ATMEGA128A
- Pspice
목록4 bit parallel adder / subtractor (1)
거북이처럼 천천히
![](http://i1.daumcdn.net/thumb/C150x150/?fname=https://blog.kakaocdn.net/dn/xzWLW/btsIhRGlkwU/ZEFLxsTMLdwexevSIUW0Jk/img.png)
1. Structural Modeling of 4 bit parallel adder / subtractor// Behavioral Modeling of and gate.module and_gate ( input a, b, output reg out); always @(a, b) begin case({a, b}) 2'b00 : out = 0; 2'b01 : out = 0; 2'b10 : out = 0; 2'b11 : out = 1; endcase endendmodule// Behavioral Modeling of xor gatemodule xor_gate ( input..
Verilog/Verilog 연습
2024. 6. 30. 11:51