Notice
Recent Posts
Recent Comments
Link
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| 15 | 16 | 17 | 18 | 19 | 20 | 21 |
| 22 | 23 | 24 | 25 | 26 | 27 | 28 |
| 29 | 30 |
Tags
- half adder
- java
- pwm
- hc-sr04
- ring counter
- atmega 128a
- i2c 통신
- ATMEGA128A
- vivado
- uart 통신
- verilog
- soc 설계
- BASYS3
- structural modeling
- Recursion
- Linked List
- behavioral modeling
- Pspice
- D Flip Flop
- FND
- dataflow modeling
- gpio
- Edge Detector
- test bench
- prescaling
- Algorithm
- stop watch
- LED
- DHT11
- KEYPAD
Archives
- Today
- Total
목록dataflow modeling에서는 if문을 사용할 수 없다. (1)
거북이처럼 천천히
4 bit parallel adder / subtractor
1. Structural Modeling of 4 bit parallel adder / subtractor// Behavioral Modeling of and gate.module and_gate ( input a, b, output reg out); always @(a, b) begin case({a, b}) 2'b00 : out = 0; 2'b01 : out = 0; 2'b10 : out = 0; 2'b11 : out = 1; endcase endendmodule// Behavioral Modeling of xor gatemodule xor_gate ( input..
RTL Design/Verilog 연습
2024. 6. 30. 11:51