Notice
Recent Posts
Tags
- Linked List
- half adder
- java
- fast pwm mode
- Recursion
- Pspice
- ATMEGA128A
- siso shift register
- interrupt
- structure
- Set
- MUX
- ring counter
- ctc mode
- structural modeling
- Shift Register
- dataflow modeling
- D Flip Flop
- full adder
- atmega 128
- Algorithm
- verilog
- interface
- Method
- LED
- Comparator
- behavioral modeling
- gpio
- atmega 128a
- normal mode
목록dataflow modeling에서는 if문을 사용할 수 없다. (1)
거북이처럼 천천히
![](http://i1.daumcdn.net/thumb/C150x150/?fname=https://blog.kakaocdn.net/dn/xzWLW/btsIhRGlkwU/ZEFLxsTMLdwexevSIUW0Jk/img.png)
1. Structural Modeling of 4 bit parallel adder / subtractor// Behavioral Modeling of and gate.module and_gate ( input a, b, output reg out); always @(a, b) begin case({a, b}) 2'b00 : out = 0; 2'b01 : out = 0; 2'b10 : out = 0; 2'b11 : out = 1; endcase endendmodule// Behavioral Modeling of xor gatemodule xor_gate ( input..
Verilog/Verilog 연습
2024. 6. 30. 11:51