Notice
Recent Posts
Tags
- ctc mode
- interrupt
- atmega 128a
- 8bit timer/counter
- behavioral modeling
- ATMEGA128A
- verilog
- gpio
- Algorithm
- normal mode
- sequential logic circuit
- Linked List
- Recursion
- MUX
- dataflow modeling
- full adder
- half adder
- structural modeling
- LED
- timer / counter
- interface
- Method
- fast pwm mode
- 4bit parallel adder
- atmega 128
- Comparator
- behavior modeling
- Set
- java
- structure
목록1 bit comparator (1)
거북이처럼 천천히
1 bit Comparator
1. 1 bit Comparator (by using case)// Behavioral Modeling of 1bit comparator (by using case)module Comparator_1bit_Behavioral_Modeling_by_using_case( input a, b, output reg equal, greater, less); always @(a, b) begin case({a, b}) 2'b00 : begin equal = 1; greater = 0; less = 0; end 2'b01 : begin equal = 0; greater = 0; less = 1; end 2'b10 : be..
Verilog/Verilog 연습
2024. 6. 30. 13:59