Notice
Recent Posts
Recent Comments
Link
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | ||||
| 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 25 | 26 | 27 | 28 | 29 | 30 | 31 |
Tags
- DHT11
- Linked List
- uart 통신
- Recursion
- BASYS3
- hc-sr04
- soc 설계
- D Flip Flop
- half adder
- structural modeling
- Algorithm
- Edge Detector
- i2c 통신
- FND
- LED
- gpio
- prescaling
- test bench
- atmega 128a
- KEYPAD
- ring counter
- stop watch
- dataflow modeling
- ATMEGA128A
- verilog
- pwm
- vivado
- java
- Pspice
- behavioral modeling
Archives
- Today
- Total
목록1 bit comparator (1)
거북이처럼 천천히
1 bit Comparator
1. 1 bit Comparator (by using case)// Behavioral Modeling of 1bit comparator (by using case)module Comparator_1bit_Behavioral_Modeling_by_using_case( input a, b, output reg equal, greater, less); always @(a, b) begin case({a, b}) 2'b00 : begin equal = 1; greater = 0; less = 0; end 2'b01 : begin equal = 0; greater = 0; less = 1; end 2'b10 : be..
RTL Design/Verilog 연습
2024. 6. 30. 13:59