Notice
Recent Posts
Tags
- atmega 128
- java
- Method
- normal mode
- Linked List
- ring counter
- D Flip Flop
- interface
- ATMEGA128A
- Comparator
- structure
- Set
- gpio
- structural modeling
- Algorithm
- Recursion
- dataflow modeling
- atmega 128a
- Pspice
- fast pwm mode
- Shift Register
- siso shift register
- ctc mode
- LED
- behavioral modeling
- full adder
- half adder
- MUX
- interrupt
- verilog
목록1 bit comparator (1)
거북이처럼 천천히
![](http://i1.daumcdn.net/thumb/C150x150/?fname=https://blog.kakaocdn.net/dn/c2t2xs/btsIi9TzJvo/zcrb0BVRzGoGKhK84R3jck/img.png)
1. 1 bit Comparator (by using case)// Behavioral Modeling of 1bit comparator (by using case)module Comparator_1bit_Behavioral_Modeling_by_using_case( input a, b, output reg equal, greater, less); always @(a, b) begin case({a, b}) 2'b00 : begin equal = 1; greater = 0; less = 0; end 2'b01 : begin equal = 0; greater = 0; less = 1; end 2'b10 : be..
Verilog/Verilog 연습
2024. 6. 30. 13:59