Notice
Recent Posts
Recent Comments
Link
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | ||||
| 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 25 | 26 | 27 | 28 | 29 | 30 | 31 |
Tags
- FND
- prescaling
- structural modeling
- java
- BASYS3
- half adder
- Edge Detector
- Algorithm
- hc-sr04
- behavioral modeling
- KEYPAD
- ATMEGA128A
- stop watch
- ring counter
- Linked List
- verilog
- dataflow modeling
- D Flip Flop
- DHT11
- vivado
- Pspice
- soc 설계
- uart 통신
- test bench
- pwm
- Recursion
- LED
- i2c 통신
- atmega 128a
- gpio
Archives
- Today
- Total
목록32bit comparator (1)
거북이처럼 천천히
4 bit Comparator / 32 bit Comparator
1. 4 bit Comparator (Dataflow Modeling)// Dataflow Modeling of 4bit Comparatormodule Comparator_4bit_Dataflow_Modeling( input [3:0] a, b, output equal, greater, less ); assign equal = (a == b)? 1 : 0; assign greater = (a > b)? 1 : 0; assign less = (a 2. 32 bit Comparator (Dataflow Modeling)// Dataflow Modeling of 32 bit Comparator.module Comparator_32bit_Dataflow_Modelin..
RTL Design/Verilog 연습
2024. 6. 30. 14:09