Notice
Recent Posts
Tags
- full adder
- 8bit timer/counter
- sequential logic circuit
- structural modeling
- timer / counter
- structure
- ctc mode
- atmega 128a
- ATMEGA128A
- dataflow modeling
- behavior modeling
- interrupt
- 4bit parallel adder
- LED
- interface
- gpio
- Comparator
- Linked List
- fast pwm mode
- verilog
- Recursion
- half adder
- MUX
- normal mode
- Algorithm
- Set
- java
- Method
- atmega 128
- behavioral modeling
거북이처럼 천천히
4 bit Comparator / 32 bit Comparator 본문
1. 4 bit Comparator (Dataflow Modeling)
< Source >
// Dataflow Modeling of 4bit Comparator
module Comparator_4bit_Dataflow_Modeling(
input [3:0] a, b,
output equal, greater, less );
assign equal = (a == b)? 1 : 0;
assign greater = (a > b)? 1 : 0;
assign less = (a < b)? 1 : 0;
endmodule
< RTL Analysis >
2. 32 bit Comparator (Dataflow Modeling)
< Source >
// Dataflow Modeling of 32 bit Comparator.
module Comparator_32bit_Dataflow_Modeling(
input [31:0] a, b,
output equal, greater, less);
assign equal = (a == b)? 1 : 0;
assign greater = (a > b)? 1 : 0;
assign less = (a < b)? 1 : 0;
endmodule
< RTL Analysis >
'Verilog > Verilog 연습' 카테고리의 다른 글
4 X 2 Encoder / 2 X 4 Decoder (0) | 2024.07.01 |
---|---|
Module with parameters (0) | 2024.06.30 |
1 bit Comparator (0) | 2024.06.30 |
4 bit parallel adder / subtractor (0) | 2024.06.30 |
4 bit parallel adder (0) | 2024.06.30 |