Notice
Recent Posts
Recent Comments
Link
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | ||||
| 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 25 | 26 | 27 | 28 | 29 | 30 | 31 |
Tags
- Pspice
- i2c 통신
- behavioral modeling
- ATMEGA128A
- dataflow modeling
- LED
- Edge Detector
- FND
- DHT11
- prescaling
- Algorithm
- uart 통신
- atmega 128a
- hc-sr04
- java
- verilog
- ring counter
- pwm
- Linked List
- KEYPAD
- vivado
- stop watch
- BASYS3
- soc 설계
- half adder
- D Flip Flop
- gpio
- Recursion
- test bench
- structural modeling
Archives
- Today
- Total
목록combination of 4x1 mux and 1x4 demux (1)
거북이처럼 천천히
4 X 1 MUX와 4 X 1 DEMUX의 조합
1. Behavioral modeling of combination of 4X1 MUX and 1X4 DEMUX (case)// Behavioral Modeling of MUX module mux ( input[3:0] signal, input[1:0] selector, output reg data ); always @(*) begin case(selector) 2'b00 : data = signal[0]; 2'b01 : data = signal[1]; 2'b10 : data = signal[2]; 2'b11 : data = signal[3]; default da..
RTL Design/Verilog 연습
2024. 7. 9. 19:50