Notice
Recent Posts
Recent Comments
Link
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | ||
| 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| 20 | 21 | 22 | 23 | 24 | 25 | 26 |
| 27 | 28 | 29 | 30 |
Tags
- ATMEGA128A
- uart 통신
- hc-sr04
- DHT11
- Edge Detector
- java
- pwm
- structural modeling
- vivado
- half adder
- FND
- verilog
- behavioral modeling
- D Flip Flop
- atmega 128a
- KEYPAD
- Algorithm
- stop watch
- Pspice
- dataflow modeling
- BASYS3
- LED
- Linked List
- Recursion
- i2c 통신
- test bench
- gpio
- soc 설계
- prescaling
- ring counter
Archives
- Today
- Total
목록module with parameter (1)
거북이처럼 천천히
Module with parameters
1. Module with parametes (N bit comparator)// Module with parametermodule Module_with_parameters #(parameter N=8)( input [N-1:0] a, b, output equal, greater, less); assign equal = (a == b)? 1 : 0; assign greater = (a > b)? 1 :0; assign less = (a 2. 4 bit Comparator by using module with parameter// Module with parametermodule Module_with_parameters #(parameter N=8)( input ..
RTL Design/Verilog 연습
2024. 6. 30. 17:42