Notice
Recent Posts
Tags
- normal mode
- half adder
- atmega 128
- ring counter
- Pspice
- atmega 128a
- Algorithm
- gpio
- ATMEGA128A
- dataflow modeling
- MUX
- structural modeling
- verilog
- Linked List
- ctc mode
- D Flip Flop
- Recursion
- Method
- Comparator
- siso shift register
- full adder
- behavioral modeling
- fast pwm mode
- structure
- java
- interrupt
- Set
- LED
- Shift Register
- interface
목록module with parameter (1)
거북이처럼 천천히
![](http://i1.daumcdn.net/thumb/C150x150/?fname=https://blog.kakaocdn.net/dn/ptMQo/btsIhPIATFE/kty9i58P7nBCtDDCUFtHC1/img.png)
1. Module with parametes (N bit comparator)// Module with parametermodule Module_with_parameters #(parameter N=8)( input [N-1:0] a, b, output equal, greater, less); assign equal = (a == b)? 1 : 0; assign greater = (a > b)? 1 :0; assign less = (a 2. 4 bit Comparator by using module with parameter// Module with parametermodule Module_with_parameters #(parameter N=8)( input ..
Verilog/Verilog 연습
2024. 6. 30. 17:42