Notice
Recent Posts
Tags
- verilog
- atmega 128a
- normal mode
- java
- dataflow modeling
- gpio
- timer / counter
- 8bit timer/counter
- Algorithm
- Linked List
- structural modeling
- Comparator
- Set
- half adder
- Method
- MUX
- full adder
- behavior modeling
- interface
- ATMEGA128A
- structure
- Recursion
- ctc mode
- atmega 128
- LED
- interrupt
- sequential logic circuit
- behavioral modeling
- fast pwm mode
- 4bit parallel adder