1. Behavioral Modeling of T Flip Flop (Positive edge sensitive)
< Source code >
// Behavioral modeling of T Flip Flop
module Behavioral_Modeling_of_T_Flip_Flop_Positive(
input t,
input clk, enable, reset,
output reg q );
always @(posedge clk or posedge reset) begin
if(reset) q = 0;
else if(enable) q = (t)? ~q : q;
else q = q;
end
endmodule
< Simulation >
< RTL analysis >
< Synthesis >
2. Behavioral Modeling of T Flip Flop (Negative edge sensitive)
< Source code >
// Behavioral Modeling of T Flip Flop
module Behavioral_Modeling_of_T_Flip_Flop_Negative(
input t,
input clk, reset, enable,
output reg q );
always @(negedge clk or posedge reset) begin
if(reset) q = 0;
else if(enable) q = (t)? ~q : q;
else q = q;
end
endmodule
< Simulation >
< RTL analysis >
< Synthesis >
'RTL Design > Verilog 연습' 카테고리의 다른 글
Normal Clock (0) | 2024.08.04 |
---|---|
비동기식 카운터 (Asynchronous counter) (0) | 2024.07.11 |
JK Flip Flop (0) | 2024.07.11 |
SR Latch / D Latch / D Flip Flop (0) | 2024.07.10 |
4 X 1 MUX와 4 X 1 DEMUX의 조합 (0) | 2024.07.09 |